

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/772,883	01/31/2001	Seiji Fujiwara	33216M067	2064	
7590 12/29/2004			EXAMINER		
Beveridge, DeGrandi,			SHINGLETON, MICHAEL B		
Weilacher & Yo Suite 800	oung, L.L.P.	ART UNIT	PAPER NUMBER		
1850 M Street, N.W.			2817		
Washington, D	C 20036		DATE MAILED: 12/29/200	4	

Please find below and/or attached an Office communication concerning this application or proceeding.

	App	olication No.	Applicant(s)	<del> </del>
	09/	09/772,883 FUJIWARA ET AL.		
Office Action Summ	001	miner	Art Unit	<del></del>
	Mic	hael B. Shingleton	2817	(A)
The MAILING DATE of this c Period for Reply		<u>*</u>	the correspondence addr	ess
A SHORTENED STATUTORY PER THE MAILING DATE OF THIS CO  - Extensions of time may be available under the after SIX (6) MONTHS from the mailing date of  - If the period for reply specified above is less the  - If NO period for reply is specified above, the mi  - Failure to reply within the set or extended perio Any reply received by the Office later than three earned patent term adjustment. See 37 CFR 1	MMUNICATION. provisions of 37 CFR 1.136(a). this communication. an thirty (30) days, a reply within aximum statutory period will app d for reply will, by statute, cause months after the mailing date of	In no event, however, may a reply the statutory minimum of thirty (3 ly and will expire SIX (6) MONTH! the application to become ABAN	be timely filed  0) days will be considered timely.  S from the mailing date of this commonents  DONED (35 U.S.C. § 133).	munication.
Status				
<ul> <li>1)⊠ Responsive to communication</li> <li>2a)⊠ This action is FINAL.</li> <li>3)□ Since this application is in concluded in accordance with the</li> </ul>	2b)☐ This action for allowance e	on is non-final. except for formal matters		nerits is
Disposition of Claims				
4) ⊠ Claim(s) <u>1-19</u> is/are pending 4a) Of the above claim(s) <u>4</u> , <u>6</u> 5) ⊠ Claim(s) <u>15-19</u> is/are allowed 6) ⊠ Claim(s) <u>1-3,6 and 9-12</u> is/ar 7) ⊠ Claim(s) <u>7, 13,14</u> is/are object 8) ☐ Claim(s) are subject to	5, 8 is/are withdrawn fro l. e rejected. cted to.			
Application Papers				
9) The specification is objected to 10) The drawing(s) filed on Applicant may not request that a Replacement drawing sheet(s) in 11) The oath or declaration is obj	is/are: a) accepted any objection to the drawincluding the correction is	ng(s) be held in abeyance required if the drawing(s)	. See 37 CFR 1.85(a). is objected to. See 37 CFR	
Priority under 35 U.S.C. § 119				
<del></del>	ne of: priority documents hav priority documents hav copies of the priority d ternational Bureau (PC	ve been received. ve been received in App ocuments have been re CT Rule 17.2(a)).	ilication No ceived in this National St	tage
Attachment(s)		·		
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing R 3) Information Disclosure Statement(s) (PTO Paper No(s)/Mail Date		Paper No(s)/N	nmary (PTO-413) Mail Date rmal Patent Application (PTO-1	

Art Unit: 2817

## **DETAILED ACTION**

## Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claim 1-3, 6 and 9 are rejected under 35 U.S.C. 102(b) as being clearly anticipated by Katz et al. 5,038,113(Katz).

Figure 11 of Katz discloses a predistortion circuit having an input terminal 90 for inputting a predetermined signal, a non-linear device 88 directly or indirectly connected to the input terminal, a bias supply circuit (Note  $V_{\rm BIAS}$ ) that applies a voltage to the non-linear device and a "specific" frequency suppressing means 1124 and 1125 connected to one side or both sides of the non-linear device 88 directly without another intervening device. The specific frequency suppressing means suppresses all or part of such frequencies that are from a frequency corresponding to DC to a frequency corresponding to an occupied bandwidth of an input signal inputted to the input terminal. Note that since elements 1124 and 1125 are inductors the DC/low frequency component with be suppressed, i.e. shorted to ground because an inductor is considered to be a short insofar as such a signal is concerned which is common engineering knowledge. The non-linear element clearly would present a much larger impedance at such frequencies. Element 92 is an output terminal that is connected to a power amplifier (See the paragraph bridging columns 4 and 5). Figure 11 of Katz clearly illustrates the nonlinear device as being provided between the connection point between the input terminal and the output terminal and the ground.

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Application/Control Number: 09/772,883

Art Unit: 2817

Claims 10 and 11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Katz et al. 5,038,113 (Katz) in view of Yun et al. 5,914,641 (Yun) and Fukuden 5,805,023 (Fukuden).

Figure 11 of Katz discloses a predistortion circuit having an input terminal 90 for inputting a predetermined signal, a non-linear device 88 directly or indirectly connected to the input terminal, a bias supply circuit (Note  $V_{\rm BIAS}$ ) that applies a voltage to the non-linear device and a "specific" frequency suppressing means 1124 and 1125 connected to one side or both sides of the non-linear device 88 directly without another intervening device. The specific frequency suppressing means suppresses all or part of such frequencies that are from a frequency corresponding to DC to a frequency corresponding to an occupied bandwidth of an input signal inputted to the input terminal. Note that since elements 1124 and 1125 are inductors the DC/low frequency component with be suppressed, i.e. shorted to ground because an inductor is considered to be a short insofar as such a signal is concerned which is common engineering knowledge. The non-linear element clearly would present a much larger impedance at such frequencies. Element 92 is an output terminal that is connected to a power amplifier (See the paragraph bridging columns 4 and 5). Figure 11 of Katz clearly illustrates the nonlinear device as being provided between the connection point between the input terminal and the output terminal and the ground. Katz is silent on the exact form of the power amplifier.

Figure 12 of the Fukuden reference discloses the same amplifier circuit as claimed except that the bias networks are not shown. Note that elements like 21, 21', 22, 22' of Fukuken meet the claimed limitations to the frequency suppressing means like that shown as elements 1307 and 1309 in the disclosed invention. The amplifier structure of Fukuden is a conventional art recognized equivalent amplifier structure. Accordingly, it would have been obvious to one of ordinary skill in the art at the time of the invention to have added the amplifier of Fukuden for the amplifier of Katz because, as the Katz is silent on the exact structure of the amplifier one of ordinary skill in the art would have been motivated to use any art recognized equivalent amplifier circuit such as the conventional amplifier of Fukuden.

Yun discloses the conventional use of bias(supply) means VDD and VGG to supply the necessary biases to properly bias the transistor to the active region and accordingly to operate the transistor in the proper operation class.

Thus it would have been obvious to one of ordinary skill in the art at the time the invention was made to provide the conventional bias supply means like that of Yun in Katz in combination with Fukuden above so as to properly bias the transistor to the active region and accordingly to operate the transistor in the proper operation class as taught by Yun.

Application/Control Number: 09/772,883

Art Unit: 2817

Claim 12 is rejected under 35 U.S.C. 103(a) as being unpatentable over Katz et al. 5,038,113(Katz).

Figure 11 of Katz discloses a predistortion circuit having an input terminal 90 for inputting a predetermined signal, a non-linear device 88 directly or indirectly connected to the input terminal, a bias supply circuit (Note V<sub>BIAS</sub>) that applies a voltage to the non-linear device and a "specific" frequency suppressing means 1124 and 1125 connected to one side or both sides of the non-linear device 88 directly without another intervening device. The specific frequency suppressing means suppresses all or part of such frequencies that are from a frequency corresponding to DC to a frequency corresponding to an occupied bandwidth of an input signal inputted to the input terminal. Note that since elements 1124 and 1125 are inductors the DC/low frequency component with be suppressed, i.e. shorted to ground because an inductor is considered to be a short insofar as such a signal is concerned which is common engineering knowledge. The non-linear element clearly would present a much larger impedance at such frequencies. Element 92 is an output terminal that is connected to a power amplifier (See the paragraph bridging columns 4 and 5). Figure 11 of Katz clearly illustrates the nonlinear device as being provided between the connection point between the input terminal and the output terminal and the ground. The frequency suppressing means shown by Katz are only shown schematically as a single inductor. Katz is silent on the exact makeup of this inductor means.

Nevertheless, as one of ordinary skill in the art would have known, a plurality of lumped inductor components connected in series is the art recognized equivalent to a single inductor.

Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have replaced the individual inductor means 1124 and 1125 of Katz with a series combination of lumped inductor elements having the overall inductance of these elements because, as the Katz reference is silent on the exact makeup of the inductor arrangement in question one of ordinary skill in the art would have been motivated to use any art-recognized equivalent inductor arrangement such as the conventionally known series combination of lumped inductor elements.

Claims 7, 13, and 14 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Claims 15-19 are allowed.

Applicant's arguments filed 09-27-2004 have been fully considered but they are not persuasive. Applicant believes that the chokes 1124 and 1125 of Katz can not suppress all or part of such frequencies that are from a frequency corresponding to DC to a frequency corresponding to an occupied band width of an input signal inputted to input port 90. Applicant recites that the "connection point at which it is connected is not lower than the impedance of the nonlinear device, as viewed from the same connection point, at all or part of such frequencies from the frequency corresponding to DC to the frequency corresponding to the occupied band width". The examiner respectfully disagrees. It is noted that applicant cannot provide support in the Katz reference for any specific values. As noted in the previous office action the DC will be shorted to ground via the inductors and DC is one of the frequencies within the range that applicant recites as to be suppressed. Also note that the nonlinear element 88 is a FET and accordingly there is a high impedance for DC between the drain/source and the gate of Katz. It appears that applicant is reading that the choke must suppress all the frequencies within the claimed frequency range. Such is not the case, for note the claimed term "part of". Thus Katz in suppressing one frequency within the claimed range is suppressing "part of" the claimed frequency range which is all that is required. Thus Katz meets the claim limitation. The examiner contends that not only is DC suppressed in Katz but low frequencies very close to DC are also suppressed.

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Michael B. Shingleton whose telephone number is (571)272-1770. The examiner can

Application/Control Number: 09/772,883

Art Unit: 2817

normally be reached on Tues-Fri from 8:30 to 4:30. The examiner can also be reached on alternate Fridays. The examiner normally has second Fridays of the bi-week off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert Pascal, can be reached on (571)272-1769. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

MBS June 16, 2004 Dec 24, 2004

A P

Page 6